ESD Protection Diode

Low Capacitance Array for High Speed Data Lines

The ESD8018 transient voltage suppressor is specifically designed to protect four high speed data points from ESD. Ultra-low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines. The flow-through style package allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance between high speed differential lines.

Features

- Low Capacitance (0.32 pF Max, I/O to GND)
- Protection for the Following IEC Standards:
 IEC 61000-4-2 (Level 4)
 IEC 61000-4-5 (Lightning) 5A (8/20 μs)
- Low ESD Clamping Voltage
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- V-by-One HS
- LVDS
- USB 3.1 Type C
- 10 GbE

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	TJ	-55 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	TL	260	°C
IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD)	ESD ESD	±17 ±17	kV kV
Maximum Peak Pulse Current 8/20 μs @ T _A = 25°C (I/O–GND)	I _{PP}	5.0	А

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM



UDFN10 CASE 517CY




AA = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONFIGURATION




ORDERING INFORMATION

Device	Package	Shipping
ESD8018MUTAG	UDFN10 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

See Application Note AND8308/D for further description of survivability specs.



Note: Common GND – Only Minimum of 1 GND connection required





Figure 1. Pin Schematic

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Symbol	Parameter	
V _{RWM}	Working Peak Voltage	
I _R	Maximum Reverse Leakage Current @ V _{RWM}	
V_{BR}	Breakdown Voltage @ I _T	
Ι _Τ	Test Current	
V _{HOLD}	Holding Reverse Voltage	
I _{HOLD}	Holding Reverse Current	
R _{DYN}	Dynamic Resistance	
I _{PP}	Maximum Peak Pulse Current	
V _C	Clamping Voltage @ I _{PP} V _C = V _{HOLD} + (I _{PP} * R _{DYN})	



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	V_{RWM}	I/O Pin to GND			3.3	V
Breakdown Voltage	V_{BR}	I _T = 1 mA, I/O Pin to GND	5.5	7.0		V
Reverse Leakage Current	I _R	V _{RWM} = 3.3 V, I/O Pin to GND			1.0	μΑ
Holding Reverse Voltage	V _{HOLD}	I/O Pin to GND		1.19		V
Holding Reverse Current	I _{HOLD}	I/O Pin to GND		25		mA
Clamping Voltage (Note 1)	V _C	IEC61000-4-2, ±8 KV Contact	See	See Figures 2 and 3		V
Clamping Voltage	V _C	I _{PP} = 1 A, Any I/O to GND (8/20 μs pulse)		1.7		V
Clamping Voltage	V _C	I _{PP} = 5 A, Any I/O to GND (8/20 μs pulse)		4.8		V
Clamping Voltage TLP (Note 2) See Figures 6 through 9	V _C	$I_{PP} = 8 \text{ A}$ $I_{PP} = -8 \text{ A}$ $(\pm 4 \text{ kV Contact}, \pm 4 \text{ kV Air})$		4.9 -5.0		٧
See Figures 6 tillough 9		I _{PP} = 16 A I _{PP} = -16 A		8.4 -9.5		
Dynamic Resistance	R _{DYN}	I/O Pin to GND GND to I/O Pin		0.44 0.49		Ω
Junction Capacitance	CJ	$\begin{array}{l} V_R=0 \text{ V, f}=1 \text{ MHz between I/O Pins and GND} \\ V_R=0 \text{ V, f}=2.5 \text{ GHz between I/O Pins and GND} \\ V_R=0 \text{ V, f}=5.0 \text{ GHz between I/O Pins and GND} \\ V_R=0 \text{ V, f}=1 \text{ MHz, between I/O Pins} \\ \end{array}$			0.32 0.25 0.25 0.16	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
1. For test procedure see Figures 4 and 5 and application note AND8307/D.
2. ANSI/ESD STM5.5.1 – Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: Z₀ = 50 Ω, t_p = 100 ns, t_r = 4 ns, averaging window; t₁ = 30 ns to t₂ = 60 ns.




Figure 2. IEC61000-4-2 +8 kV Contact ESD Clamping Voltage




Figure 3. IEC61000-4-2 -8 kV Contact Clamping Voltage

IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 4. IEC61000-4-2 Spec




Figure 5. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8307/D – Characterization of ESD Clamping Performance.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D and AND8308/D.




Figure 6. Positive TLP I-V Curve

Figure 7. Negative TLP I-V Curve

NOTE: TLP parameter: $Z_0 = 50 \ \Omega$, $t_p = 100 \ ns$, $t_r = 300 \ ps$, averaging window: $t_1 = 30 \ ns$ to $t_2 = 60 \ ns$. V_{IEC} is the equivalent voltage stress level calculated at the secondary peak of the IEC 61000–4–2 waveform at $t = 30 \ ns$ with 2 A/kV. See TLP description below for more information.

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 8. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 9 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. For more information on TLP measurements and how to interpret them please refer to AND9007/D.




Figure 8. Simplified Schematic of a Typical TLP System





Figure 9. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms



1.0 0.9 0.8 0.7 0.6 0.5 0.4 IO-GND 0.3 0.2 0.1 0.0 0.0 0.5 2.5 3.0 3.5 VBias [V]

Figure 10. IV Characteristics

Figure 11. CV Characteristics




Figure 12. Capacitance over Frequency




Figure 13. IEC61000-4-5 8/20 μs Pulse Waveform




Figure 14. Clamping Voltage vs. Peak Pulse Current $(t_p = 8/20 \mu s per Figure 13)$





Figure 15. RF Insertion Loss

TABLE 1. RF Insertion Loss: Application Description

Interface	Data Rate (Gb/s)	Fundamental Frequency (GHz)	3 rd Harmonic Frequency (GHz)	ESD8018 Insertion Loss (dB)
V-by-One HS Full HD (1920 x 1080p) 240 Hz, 36bit color depth	3.71	1.854 (m1)	5.562 (m3)	m1 = 0.146 m3 = 0.451
USB 3.1	10	5.0 (m2)	15 (m4)	M2 = 0.240 m4 = 5.000

Type-C Hybrid Top Mount Connector
Top Layer



Type-C Hybrid Top Mount Connector Bottom Layer




Figure 16. USB 3.1 Type-C Layout Diagram




Figure 17. V-by-One HS Layout Diagram (for LCD Panel)

PCB Layout Guidelines

Steps must be taken for proper placement and signal trace routing of the ESD protection device in order to ensure the maximum ESD survivability and signal integrity for the application. Such steps are listed below.

- Place the ESD protection device as close as possible to the I/O connector to reduce the ESD path to ground and improve the protection performance.
 - In USB 3.1 applications, the ESD protection device should be placed between the AC coupling capacitors and the I/O connector on the TX differential lanes. In this configuration, no DC current can flow through the ESD protection device preventing any potential latch-up condition.
- Make sure to use differential design methodology and impedance matching of all high speed signal traces.
 - Use curved traces when possible to avoid unwanted reflections.
 - Keep the trace lengths equal between the positive and negative lines of the differential data lanes to avoid common mode noise generation and impedance mismatch.
 - Place grounds between high speed pairs and keep as much distance between pairs as possible to reduce crosstalk.

Latch-Up Considerations

ON Semiconductor's 8000 series of ESD protection devices utilize a snap-back, SCR type structure. By using this technology, the potential for a latch-up condition was taken into account by performing load line analyses of common high speed serial interfaces. Example load lines for latch-up free applications and applications with the potential for latch-up are shown below with a generic IV characteristic of a snapback, SCR type structured device overlaid on each. In the latch-up free load line case, the IV characteristic of the snapback protection device intersects the load-line in one unique point ($V_{\rm OP}$ $I_{\rm OP}$). This is the only stable operating point of the circuit and the system is

therefore latch-up free. Please note that for USB 3.1 applications, ESD8018 latch-up free considerations are explained in more detail in the above PCB guidelines. In the non-latch up free load line case, the IV characteristic of the snapback protection device intersects the load-line in two points (V_{OPA}, I_{OPA}) and (V_{OPB}, I_{OPB}). Therefore in this case, the potential for latch-up exists if the system settles at (V_{OPB}, I_{OPB}) after a transient. Because of this, ESD8018 should not be used for HDMI applications – ESD8114 or ESD8040 have been designed to be acceptable for HDMI applications without latch-up. Please refer to Application Note AND9116/D for a more in-depth explanation of latch-up considerations using ESD8000 series devices.





Figure 18. Example Load Lines for Latch-up Free Applications and Applications with the Potential for Latch-up

Table 1. SUMMARY OF SCR REQUIREMENTS FOR LATCH-UP FREE APPLICATIONS

Application	VBR (min) (V)	IH (min) (mA)	VH (min) (V)	ON Semiconductor ESD8000 Series Recommended PN
HDMI 1.4/1.3a TMDS	3.465	54.78	1.0	ESD8040
DisplayPort	3.600	25.00	1.0	ESD8016, ESD8018
V-by-One HS	1.980	21.70	1.0	ESD8018
LVDS	1.829	9.20	1.0	ESD8018
USB 3.1 SS	2.800	N/A	1.0	ESD8016, ESD8018

PACKAGE DIMENSIONS


UDFN10 3.2x1.2, 0.5P CASE 517CY **ISSUE O**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 mm FROM TERMINAL.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
А3	0.13	REF	
b	0.15	0.25	
D	3.20 BSC		
Е	1.20 BSC		
е	0.50 BSC		
e1	0.80 BSC		
L	0.15	0.35	
L1		0.10	
L2	0.40	0.60	

RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

е 8x L 10X **b** e1/2 0.10 С A B Ф e1 0.05 О NOTE 3 **BOTTOM VIEW**

ON Semiconductor and the (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC date seets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative