

60W AVIONICS LDMOS

The high power transistor part number ILD0912M60 is designed for the frequency band 960-1215 MHz. Operating at 10us/10% pulse conditions this LDMOS FET device supplies a minimum of 60 watts of power across the instantaneous operating bandwidth of 960-1215 MHz. All devices are 100% screened for large signal RF parameters.



Silicon LDMOS FET

- High Power Gain
- Superior thermal stability

Class AB Operation

- Gate biased to $I_{DQ} = 550$ mA

Configuration

- Common Source

Gold Metal

- Maximum Reliability

Package

- Thermally enhanced
- Pb-free and RoHS-compliant

Epoxy Sealed Lid

- Gross Leak Qualified

RF Test Fixture

- Broadband
- Matched to 50Ω
- Long-term Correlation
- 100% Device RF Screening
- No External Tuning required

TYPICAL DATA TYPICAL DATA TYPICAL DATA TYPICAL DATA

Freq (MHz)	P _{IN} (W)	RL (dB)	P _{out} (W)	G _p (dB)	G _f (dB)	I _d (A)	nd (%)	Droop (dB)	VSWR - LMT 3:1 (P-F)
960	1.4	-18.0	60	16.41		8.600	64.5	0.14	P
1090	1.4	-17.0	60	16.48	0.85	8.610	64.3	0.07	P
1215	1.6	-18.0	60	15.63		8.700	62.5	0.03	P

MAXIMUM RATINGS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
BD	Drain-Source Voltage	V_{DS}	--	65	V	--
BD	Gate-Source Voltage	V_{GS}	-0.5	12	V	--
BD	Storage Temperature Range	T_{STG}	-40	+150	°C	--
BD	Operating Junction Temperature Range	T_J	-55	+200	°C	--
Note Screen 'BD' = parameter qualified By Design.						

THERMAL CHARACTERISTICS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
BD	Thermal Resistance	$R_{TH(JC)}$	--	0.17	°C/W	$V_{DS}=30V$, $I_{DQ}=550mA$, $T_F=25\pm5^\circ C$, $P_{OUT}=60W$, 10us/10%.
Note Screen 'BD' = parameter qualified By Design.						

PROCESSING SPECIFICATIONS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
100%	DC Wafer Probe	--	--	--	--	Per Integra specification.
Q1	Wafer DC and RF Qualification	--	--	--	--	Per Integra specification.
LM	Wire Bond Strength	--	--	--	--	Line monitor per Integra specification.
100%	Pre-cap visual inspection	--	--	--	--	Per Integra specification
100%	Gross leak test	--	--	--	--	MIL-STD-750D, Method 1071, Test Condition C
Note Screen 'Q1' = parameter is qualified by assembly and test of 3 pieces minimum per wafer.						
Note Screen 'LM' = parameter is qualified by assembly line monitor.						


DC ELECTRICAL CHARACTERISTICS


Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
100%	Drain-Source Breakdown Voltage	BV_{DSS}	65	--	V	$I_D = 10mA$, $V_{GS} = 0V$, $T_F = 25\pm5^\circ C$
100%	Drain Leakage Current	I_{DSS}	--	2	μA	$V_{DS} = 30V$, $V_{GS} = 0V$, $T_F = 25\pm5^\circ C$
100%	Gate Threshold Voltage	V_{GSTH}	1.5	2.5	V	$I_{DQ} = 100mA$, $V_{DS} = 5V$, $T_F = 25\pm5^\circ C$
100%	Gate Leakage Current	I_{GSS}	--	1	μA	$V_{GS} = 5V$, $V_{DS} = 0V$, $T_F = 25\pm5^\circ C$

RF ELECTRICAL CHARACTERISTICS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
100%	Input Return Loss	RL	-18	-10	dB	$V_d=30V$, $P_{OUT} = 60W$, 10us, 10%, $I_{dq}=550mA$, $T_F=25\pm5^\circ C$, $F=F1, F2, F3$.
100%	Input Power	Pin	0.95	1.69	W	$V_d=30V$, $P_{OUT} = 60W$, 10us, 10%, $I_{dq}=550mA$, $T_F=25\pm5^\circ C$, $F=F1, F2, F3$.
100%	Power Gain	G_p	15.5	18	dB	$V_d=30V$, $P_{OUT} = 60W$, 10us, 10%, $I_{dq}=550mA$, $T_F=25\pm5^\circ C$, $F=F1, F2, F3$.
100%	Drain Efficiency	N_d	42	100	%	$V_d=30V$, $P_{OUT} = 60W$, 10us, 10%, $I_{dq}=550mA$, $T_F=25\pm5^\circ C$, $F=F1, F2, F3$.
100%	Load Mismatch Tolerance	VSWR-LMT	3:1	--	--	$V_d=30V$, $P_{OUT} = 60W$, 10us, 10%, $I_{dq}=550mA$, $T_F=25\pm5^\circ C$, $F=F1, F2, F3$, Rotate 3:1 output VSWR through 360° phase. Survival.
100%	Gain Flatness	GF	--	2.5 dB	dB	$V_d=30V$, $P_{OUT} = 60W$, 10us, 10%, $I_{dq}=550mA$, $T_F=25\pm5^\circ C$, $F=F1, F2, F3$.
100%	Signal Amplitude Droop	Droop	-0.5	0.5	dB	$V_d=30V$, $P_{OUT} = 60W$, 10us, 10%, $I_{dq}=550mA$, $T_F=25\pm5^\circ C$, $F=F1, F2, F3$.
Note 1	F1= 960 MHz, F2= 1090 MHz, F3= 1215 MHz.					
Note 2	T_F = Device flange temperature.					
Note 3	Screen 'BD' = parameter qualified By Design.					


RF TEST FIXTURE IMPEDANCE CHARACTERISTICS

Frequency (MHz)	$Z_{IF} (\Omega)$	$Z_{OF} (\Omega)$
960	2.40 – j0.60	3.67 – j2.42
1090	2.75 – j0.29	3.92 – j1.57
1215	2.83 – j0.32	4.03 – j1.20
		

PACKAGE DIMENSIONAL OUTLINE DRAWING

Diagram Notes:


1. Lead thickness: $0.10 + 0.051 / - 0.025$ [.004 + .002 / -.001].
2. All tolerances ± 0.127 [.005] unless specified otherwise.
3. Pins: D = drain, S = source, G = gate.
4. Interpret dimensions and tolerances per ASME Y14.5M-1994.
5. Primary dimensions are mm. Alternate dimensions are inches.
6. Gold plating thickness:
 S - flange: 2.54 micron [100 microinch] (min)
 D, G - leads: $1.14 \text{ micron} \pm 0.38 \text{ micron}$ [45 microinch ± 15 microinch]

RF TEST FIXTURE





COMPONENT	DESCRIPTION
DUT	TRANSISTOR #ILD0912M60 MOUNT HARD TO THE RIGHT
PC BOARD	ROGERS #RD 6010, 25MILL, 1oz. Copper
C1, C2, C3, C4	CHIP CAPACITOR 33pF
C5	CHIP CAPACITOR 3300pF
C6	CHIP CAPACITOR 1uF
C7 (NOT SHOWN)	ELECTROLYTIC CAPACITOR, 4700uF / 50V
R1	CHIP RESISTOR 10ohms
FB1, FB2	FERRITE BEAD
L1, L2	6 TURNS, WIRE #22 DIAMETER=100 MILS
GS (4 PLACES)	GROUND SHIM, COPPER, TH=0.001"
CONN 1, CONN 2	SMA CONNECTOR, DS #2052-5636-02
INPUT PC BOARD CARRIER	2 INCH BRASS-02 (0.75")
OUTPUT PC BOARD CARRIER	2 INCH BRASS-02 (0.75")
TRANSISTOR CARRIER	2 INCH COPPER-15
TRANSISTOR CLAMP	NORYL CLAMP-15
ALUMINUM HEAT SINK	2 INCH HEATSINK-11
DC CONN 1	BANANA JACK, BLACK
DC CONN 2	BANANA JACK, RED
DC CONN 3	BANANA JACK, BLUE
NOTE	FIXTURE HARDWARE DRAWINGS AVAILABLE ON REQUEST

RF TEST FIXTURE



ELECTRICAL SCHEMATIC



CIRCUIT DIMENSIONS

DEFINITIONS

Data Sheet Status	
Proposed Specification	This data sheet contains proposed specifications.
Preliminary Specification	This data sheet contains specifications based on preliminary measurements and data.
Product Specification	This data sheet contains final product specifications.
Maximum Ratings	
Stress above one or more of the maximum ratings may cause permanent damage to the device. These are maximum ratings only. Operation of the device at these or at any other conditions above those given in the characteristics sections of the specification is not implied. Exposure to maximum values for extended periods of time may affect device reliability.	

DISCLAIMER

Integra Technologies Inc. reserves the right to make changes without further notice to any products herein. Integra Technologies Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Integra Technologies Inc. assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Integra Technologies Inc. products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Integra Technologies Inc. customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Integra Technologies Inc. for any damages resulting from such improper use or sale.