EDPLO - 2000

EXTERNALLY PHASE LOCKED 30-200 MHz INPUT

APPLICATION

Commercial

Military

Airborne

Space

Missile Guidance

Cable TV Links (CATV)

Satellite Communications

Local Area Networks (LAN)

Global Positioning Systems (GPS)

Transmitters & Receivers

Traffic Sign Post

Test Equipment

Digital Radios

Point to Point Relay

LMDS





FEATURES

- Dielectric Resonator Technology
- Internal Voltage Regulator
- Phase Lock Indicator Alarm
- Ultra Low Phase Noise
- MIC And SMT Fabrication
- Ultra Low Microphonics
- Low Power Consumption
- Up To +25dBm Output Power
- Available From 1 40 GHz
- Operating Range -50° to +105°C
- Vibration/Shock Upgrade
- RoHS Compliant

DESCRIPTION

EDPLO-2000 series Phase Locked Dielectric Resonator Oscillator (PLDRO) utilizes advanced MIC and SMT technology to generate crystal stability at microwave and mm-wave frequencies up to 40 GHz. The low profile and rugged construction provide excellent durability against harsh environmental conditions such as Shock/ Vibration, Temperature and Humidity.

EDPLO-2000 series oscillator is designed using an ultra-low noise amplifier with series feedback at source and Dielectric Resonator at the gate. High gain, low noise devices are biased and matched precisely to ensure minimum phase noise. The device is carefully matched for maximum power, minimum phase noise and Voltage Standing Wave Ratio (VSWR). The oscillator is compensated for maximum temperature stability, optimum negative resistance and lowest phase noise possible.

EDPLO-2000 series oscillator is buffered by cascaded low noise driver and power amplifiers for minimum load pulling, maximum isolation and power. Transistor devices, and all chip components, are directly attached to gold plated Kovar carriers to minimize shear effect and maximize device heat transfer. Kovar carriers are mounted to the chassis to provide an efficient thermal junction and a stable structure for reduction of microphonics. To ensure oscillator stability over the full temperature range, the tuning elements are precisely designed and positioned to compensate for temperature drift by a factor of three.

EDPLO-2000 series proprietary Phase lock loop circuitry is designed and fabricated using SMT Technology. The input reference frequency is multiplied and sampled to the output frequency to produce compensating voltage to correct any frequency drift due to temperature variations. A Hi-Frequency Wein-Bridge Oscillator is integrated to provide the necessary sweep voltage to an ultra Hi-Q tuning varactor diode for the purpose of compensation and phase locking. The unique construction of phase lock loop sub-assembly provides excellent temperature stability and minimum solder joints for maximum reliability.


EDPLO-2000 series is internally voltage regulated to avoid reverse bias, frequency pushing, bias modulation and voltage transients. A phase lock indicator alarm of TTL type is provided as a feature. The EDPLO-2000 series are externally locked to customer supplied reference, ranging 30-200 MHz, and factory tuned to specified output frequency. Mechanical frequency adjustment is provided for optimum phase voltage setting.

EXODUS DYNAMICS

1935 Jamboree Drive, Suite 164 Colorado Springs, CO 80920 Phone: 719.445.2999 Fax: 719.452.3900 sales@exodusdynamics.com www.exodusdynamics.com

SPECIFICATIONS

Model Number	EDPLO-2000-XX.XX (Where XX.XX is freq. in GHz)
Single Frequency	1 to 40 GHz
Mechanical Tuning Range	100 MHz
Electrical Tuning	N/A
Power Output	+13 dBm, up to +25 dBm Optional
Load VSWR, Maximum	2.0 : 1.0
Power Requirements	+12, +15 VDC, 220 mA
Reference Input Frequency	30 to 200 MHz
Reference Power Input	0 dBm
Reference Power Input Range	-6 to +10 dBm
Frequency Stability	Same as Reference
Phase Noise	Reference Noise + 20 Log(N)+3dB
Spurious	-80 dBc
Harmonics	-25 dBc
Alarm	TTL
Operating Temperature	-55° to +105°C Optional; 0° to 50° Standard
Storage Temperature	-55° to +125°C
Connectors	SMA Female or 2.92 mm
Size	2.25" x 2.25" x .67"
Finish	Nickel



OFFSET FREQUENCY FROM THE CARRIER BLOCK DIAGRAM

