

### 3V W-CDMA BAND 1/8 DUAL BAND PA MODULE

Package Style: Module, 14-Pin, 4mmx5mmx1.0mm




### **Features**

- Dual-Band 1/8 UMTS PA
- HSDPA Compliant
- Low Voltage Positive Bias Supply (3.0V to 4.35V)
- High Efficiency Operation: 41% at P<sub>OUT</sub>=+28.0dBm (Band 1) 41% at P<sub>OUT</sub>=+28.5dBm (Band 8) 19% at P<sub>OUT</sub>=+19.0dBm (without DC/DC converter)
- Low Quiescent Current in Low Power Mode: 16 mA
- Internal Voltage Regulator Eliminates the Need for External Reference Voltage (V<sub>REF</sub>)
- Common V<sub>MODE</sub> Control Lines
  Between Bands
- 3-Mode Power States for Each Band with Digital Control Interface
- Supports DC/DC Converter Operation (V<sub>CC</sub> Pin)
- Integrated Power Coupler
- Integrated Blocking and Collector Decoupling Caps

### **Applications**

 Dual-Band 1/8 UMTS Handsets and Data Cards



Functional Block Diagram

### **Product Description**

The RF7201 is a high-power, high-efficiency, dual-band, linear power amplifier designed for use as final amplification stages in 3V,  $50\Omega$  W-CDMA mobile cellular equipment and spread-spectrum systems. This PA is developed for UMTS Bands 1 and 8 which operates in the transmit frequency bands from 1920MHz to 1980MHz and 880MHz to 915MHz, respectively. The RF7201 uses two digital control pins to select one of three power modes to optimize performance and current drain at lower power levels. The part also has one integrated directional coupler output which eliminates the need for an external discrete coupler for each band. The RF7201 is fully HSDPA compliant and is assembled on a 14-pin,  $4\,\mathrm{mmx}\,5\,\mathrm{mm}$  laminate module.

#### **Ordering Information**

RF7201 3V W-CDMA Band 1/8 Dual Band PA Module

RF7201PCBA-410 Fully Assembled Evaluation Board

Optimum Technology Watching® Applied							
☐ GaAs HBT	☐ SiGe BiCMOS	☐ GaAs pHEMT	☐ GaN HEMT				
GaAs MESFET	☐ Si BiCMOS	☐ Si CMOS	☐ RF MEMS				
▼ InGaP HBT	SiGe HBT	Si BJT	LDMOS				



### **Absolute Maximum Ratings**

Parameter	Rating	Unit
Supply Voltage in Standby Mode	6.0	V
Supply Voltage in Idle Mode	6.0	V
Supply Voltage in Operating Mode, $50\Omega$ Load	6.0	V
Supply Voltage, V <sub>BAT</sub>	6.0	V
Control Voltage, VMODE0, VMODE1	3.5	V
Control Voltage, V <sub>EN.B1</sub> , V <sub>EN.B8</sub>	3.5	V
RF - Input Power	+6	dBm
RF - Output Power	+30	dBm
Output Load VSWR (Ruggedness)	10:1	
Operating Ambient Temperature	-30 to +110	°C
Storage Temperature	-55 to +150	°C



### Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions. tions is not implied.

RoHS status based on EUDirective 2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended appli-cation circuitry and specifications at any time without prior notice.

Davanatan	Specification			Unit	0 - 111 - 1	
Parameter	Min.	Тур.	Тур. Мах.		Condition	
Recommended Operating Conditions						
Operating Frequency Range	880		915	MHz	Band 8	
	1920		1980	MHz	Band 1	
V <sub>BAT</sub>	+3.0	+3.4	+4.35	V		
V <sub>CC</sub>	+3.0 <sup>1</sup>	+3.4	+4.35	V		
V <sub>EN_B1</sub> , V <sub>EN_B8</sub>	0		0.5	V	Band disabled.	
	1.4	1.8	3.0	V	Band enabled.	
V <sub>MODEO</sub> , V <sub>MODE1</sub>	0		0.5	V	Logic "low".	
	1.5	1.8	3.0	V	Logic "high".	
Band 8 P <sub>OUT</sub>						
Maximum Linear Output (HPM)	28.5 <sup>2, 3</sup>			dBm	High Power Mode (HPM)	
Maximum Linear Output (MPM)	19.0 <sup>2, 3</sup>			dBm	Medium Power Mode (MPM)	
Maximum Linear Output (LPM)	8.0 <sup>2, 3</sup>			dBm	Low Power Mode (LPM)	
Band 1 P <sub>OUT</sub>						
Maximum Linear Output (HPM)	28.0 <sup>2, 3</sup>			dBm	High Power Mode (HPM)	
Maximum Linear Output (MPM)	19.0 <sup>2, 3</sup>			dBm	Medium Power Mode (MPM)	
Maximum Linear Output (LPM)	8.0 <sup>2, 3</sup>			dBm	Low Power Mode (LPM)	
Recommended Operating						
Conditions, cont.						
Ambient Temperature	-30	+25	+85	°C		

<sup>&</sup>lt;sup>1</sup>Minimum V<sub>CC</sub> for max P<sub>OUT</sub> is indicated. V<sub>CC</sub> down to 0.5V may be used for backed-off power when using DC/DC converter to conserve battery

 $<sup>^2</sup> For \ operation \ at \ V_{CC} = +3.0 \ V, \ derate \ P_{OUT} \ by \ 1.3 \ dB. \ For \ V_{CC} = +3.2 \ V, \ derate \ P_{OUT} \ by \ 0.6 \ dB.$ 

 $<sup>^3</sup>P_{OUT}$  is specified for 3GPP (Rel 99) modulation. For HSDPA operation, derate  $P_{OUT}$  by 1.5dB: HSDPA Configuration:  $\beta_C$ =12,  $\beta_d$ =15,  $\beta_{hS}$ =24



Davamatav	Specification			Hoit	0	
Parameter			Max.	Unit	Condition	
Band 1 Electrical Specifications					T=+25°C, $V_{CC}$ = $V_{BAT}$ =+3.4V, $V_{EN}$ =+1.8V, Rel 99 Modulation, and $50\Omega$ system, unless otherwise specified.	
Gain	25	27	30	dB	HPM, P <sub>OUT</sub> =28.0dBm	
	16	19	22	dB	MPM, P <sub>OUT</sub> ≤19.0dBm	
	13	16	19	dB	LPM, P <sub>OUT</sub> ≤8.0dBm	
Gain Linearity		±1.0		dB	HPM, 19.0dBm≤P <sub>OUT</sub> ≤28.0dBm	
ACLR - 5 MHz Offset		-40	-36	dBc	HPM, P <sub>OUT</sub> =28.0dBm	
		-42	-36	dBc	MPM, P <sub>OUT</sub> =19.0dBm	
		-42	-36	dBc	LPM, P <sub>OUT</sub> =8.0dBm	
ACLR - 10 MHz Offset		-53	-48	dBc	HPM, P <sub>OUT</sub> =28.0dBm	
		-53	-48	dBc	MPM, P <sub>OUT</sub> =19.0dBm	
		-53	-48	dBc	LPM, P <sub>OUT</sub> =8.0dBm	
PAE Without DC/DC Converter	36	41	48	%	HPM, P <sub>OUT</sub> =28.0dBm	
	15	19	25	%	MPM, P <sub>OUT</sub> =19.0dBm	
	3.5	4.2	7.0	%	LPM, P <sub>OUT</sub> =8.0dBm	
Current Drain	387	453	516	mA	HPM, P <sub>OUT</sub> =28.0dBm	
	93	123	156	mA	MPM, P <sub>OUT</sub> =19.0dBm	
	26	44	53	mA	LPM, P <sub>OUT</sub> =8.0dBm	
Quiescent Current	45	60	95	mA	HPM, DC only	
	13	23	32	mA	MPM, DC only	
	10	18	24	mA	LPM, DC only	
Enable Current (I <sub>EN_B1</sub> )		0.3	1.0	mA	Source or sink current. V <sub>EN</sub> =1.8V.	
Mode Current (I <sub>MODEO</sub> , I <sub>MODE1</sub> )		0.3	1.0	mA	Source or sink current. V <sub>MODE0</sub> , V <sub>MODE1</sub> =1.8V.	
Leakage Current		5	15	μΑ	DC only. V <sub>CC</sub> =V <sub>BAT</sub> =4.35V, V <sub>EN B1</sub> =V <sub>EN B8</sub> =V <sub>MODE0</sub> =V <sub>MODE1</sub> =0.5V.	
Noise Power in Receive Band		-140		dBm/Hz	All power modes, measured at duplex offset frequency (FTX+190MHz). Rx: 2110MHz to 2170MHz, P <sub>OUT</sub> <28.0dBm	
Input Impedance		1.7:1	2:1	VSWR	No ext. matching, P <sub>OUT</sub> ≤28dBm, all modes.	
Harmonic, 2FO		-25	-15	dBm	P <sub>OUT</sub> ≤28.0 dBm, all power modes.	
Harmonic, 3F0		-30	-15	dBm	P <sub>OUT</sub> ≤28.0 dBm, all power modes.	
Spurious Output Level			-70	dBc	All spurious, P <sub>OUT</sub> ≤28dBm, all conditions, load VSWR≤6:1.	
Insertion Phase Shift	-30		+30	0	Phase change at 19dBm when switching from HPM to MPM and MPM to LPM at 8dBm.	
DC Enable Time			10	μS	DC only. Time from V <sub>EN</sub> =high to stable idle current (90% of steady state value).	
RF Rise/Fall Time			6	μS	P <sub>OUT</sub> ≤28.0 dBm, all modes. 90% of target, DC settled prior to RF.	
Coupling Factor		20		dB	P <sub>OUT</sub> ≤28.0dBm, all modes.	
Coupling Accuracy - Temp/Voltage	-0.5		+0.5	dB	$P_{OUT} \le 28$ dBm, all modes30 ° C $\le T \le 85$ ° C, 3.0 V $\le V_{CC}$ & $V_{BAT} \le 4.35$ V, referenced to 25 ° C, 3.4 V conditions.	
Coupling Accuracy - VSWR		±0.5		dB	P <sub>OUT</sub> ≤28dBm, all modes, load VSWR=2:1, ±0.5dB accuracy corresponds to 15dB directivity.	

# **RF7201**



De constant	Specification			11.21	Condition	
Parameter	Min. Typ. Max.		Unit			
Band 8 Electrical Specifications					T=+25 °C, $V_{CC}$ = $V_{BAT}$ =+3.4V, $V_{EN}$ =+1.8V, Rel 99 Modulation, and 50Ω system, unless otherwise specified.	
Gain	25.5	28	30.5	dB	HPM, P <sub>OUT</sub> =28.5dBm	
	16	19	22	dB	MPM, P <sub>OUT</sub> ≤19.0dBm	
	13	16	19	dB	LPM, P <sub>OUT</sub> ≤8.0dBm	
Gain Linearity		±1.0		dB	HPM, 19.0dBm≤P <sub>OUT</sub> ≤28.5dBm	
ACLR - 5 MHz Offset		-40	-36	dBc	HPM, P <sub>OUT</sub> =28.5dBm	
		-42	-36	dBc	MPM, P <sub>OUT</sub> =19.0dBm	
		-42	-36	dBc	LPM, P <sub>OUT</sub> =8.0 dBm	
ACLR - 10MHz Offset		-53	-48	dBc	HPM, P <sub>OUT</sub> =28.5dBm	
		-53	-48	dBc	MPM, P <sub>OUT</sub> =19.0dBm	
		-53	-48	dBc	LPM, P <sub>OUT</sub> =8.0dBm	
PAE Without DC/DC Converter	36	41	48	%	HPM, P <sub>OUT</sub> =28.5dBm	
, , , , , , , , , , , , , , , , , , , ,	15	19	25	%	MPM, P <sub>OUT</sub> =19.0dBm	
	3.5	4.2	7.0	%	LPM, P <sub>OUT</sub> =8.0dBm	
Current Drain	434	508	578	mA	HPM, P <sub>OLIT</sub> =28.5dBm	
	93	123	156	mA	MPM, P <sub>OUT</sub> =19.0dBm	
	26	44	53	mA	LPM, P <sub>OUT</sub> =8.0dBm	
Quiescent Current	40	60	90	mA	HPM, DC only	
Quioscent ouncile	15	23	40	mA	MPM, DC only	
	10	18	37	mA	LPM, DC only	
Enable Current (I <sub>EN B8</sub> )		0.3	1.0	mA	Source or sink current. V <sub>EN</sub> =1.8V.	
Mode Current (I <sub>MODE0</sub> , I <sub>MODE1</sub> )		0.3	1.0	mA	Source or sink current. V <sub>MODE0</sub> , V <sub>MODE1</sub> =1.8V.	
Leakage Current		5	15	μА	DC only. V <sub>CC</sub> =V <sub>BAT</sub> =4.35V,	
					V <sub>EN_B1</sub> =V <sub>EN_B8</sub> =V <sub>MODE0</sub> =V <sub>MODE1</sub> =0.5 V.	
Noise Power in Receive Band		-135		dBm/Hz	All modes, measured at duplex offset frequency (FTX+45 MHz). Rx: 925 MHz to 960 MHz, P <sub>OUT</sub> ≤28.5 dBm	
Input Impedance		1.7:1	2:1	VSWR	No ext. matching, P <sub>OUT</sub> ≤28.5 dBm, all modes.	
Harmonic, 2F0		-15	-10	dBm	P <sub>OUT</sub> ≤28.5dBm, all power modes.	
Harmonic, 3FO		-20	-15	dBm	P <sub>OUT</sub> ≤28.5dBm, all power modes.	
Spurious Output Level			-70	dBc	All spurious, $P_{OUT} \le 28.5  dBm$ , all conditions, load VSWR $\le 6:1$ .	
Insertion Phase Shift	-30		+30	٥	Phase change at 19dBm when switching from HPM to MPM and MPM to LPM at 8dBm.	
DC Enable Time			10	μS	DC only. Time from $V_{EN}$ =high to stable idle current (90% of steady state value).	
RF Rise/Fall Time			6	μS	P <sub>OUT</sub> ≤28.5 dBm, all modes. 90% of target, DC settled prior to RF.	
Coupling Factor		21		dB	P <sub>OUT</sub> ≤28.5 dBm, all modes.	
Coupling Accuracy - Temp/Voltage	-0.5		+0.5	dB	$P_{OUT} \le 28.5 dBm$ , all modes30 °C $\le T \le 85$ °C, 3.0 $V \le V_{CC} \& V_{BAT} \le 4.35 V$ , referenced to 25 °C, 3.4 V conditions.	
Coupling Accuracy - VSWR		±0.5		dB	P <sub>OUT</sub> ≤28.5dBm, all modes, load VSWR=2:1, ±0.5dB accuracy corresponds to 15dB directivity.	







Pin	Function	Description				
1	RFIN_B8	Band 8 RF input internally matched to $50\Omega$ and DC blocked.				
2	VMODE0	Digital control input for power mode selection (see operating modes truth table).				
3	VMODE1	igital control input for power mode selection (see operating modes truth table).				
4	VBAT	Supply voltage for the first stage amplifier and bias circuitry.				
5	VEN_B8	Band 8 digital control for PA enable and disable (see operating modes truth table).				
6	VEN_B1	Band 1 digital control for PA enable and disable (see operating modes truth table).				
7	RFIN_B1	Band 1 RF input internally matched to $50\Omega$ and DC blocked.				
8	CPL	Coupler output for both bands 1 and 8.				
9	GND	This pin must be grounded.				
10	RFOUT_B1	Band 1 RF output internally matched to $50\Omega$ and DC blocked.				
11	GND	This pin must be grounded.				
12	VCC	Supply voltage for the second stage amplifier.				
13	GND	This pin must be grounded.				
14	RFOUT_B8	Band 8 RF output internally matched to $50\Omega$ and DC blocked.				
Pkg Base	GND	Ground connection. The package backside should be soldered to a topside ground pad connecting to the PCB ground plane with multiple ground vias. The pad should have a low thermal resistance and low electrical impedance to the ground plane.				

Conditions/Comments	V <sub>EN_B1</sub>	V <sub>EN_B8</sub>	V <sub>MODEO</sub>	V <sub>MODE1</sub>	V <sub>BAT</sub>	V <sub>CC</sub>
Power down mode	Low	Low	Low	Low	3.0V to 4.35V	3.0V to 4.35V
Standby mode	Low	Low	Х	Х	3.0V to 4.35V	3.0V to 4.35V
B1 high power mode	High	Low	Low	Low	3.0V to 4.35V	3.0V to 4.35V
B1 medium power mode	High	Low	High	Low	3.0V to 4.35V	3.0V to 4.35V
B1 low power mode	High	Low	High	High	3.0V to 4.35V	3.0V to 4.35V
B1 optional lower V <sub>CC</sub> in low power mode	High	Low	High	High	3.0V to 4.35V	≥0.5V
B8 high power mode	Low	High	Low	Low	3.0V to 4.35V	3.0V to 4.35V
B8 medium power mode	Low	High	High	Low	3.0V to 4.35V	3.0V to 4.35V
B8 low power mode	Low	High	High	High	3.0V to 4.35V	3.0V to 4.35V
B8 optional lower V <sub>CC</sub> in low power mode	Low	High	High	High	3.0V to 4.35V	≥0.5V



### **Package Drawing**






Notes:

1. Shaded area represents Pin 1 location

A = 0.400 mm Sq Typ B = 2.400 x 4.780 mm



## **Preliminary Application Schematic**



- VCC and VBAT are connected is DC-DC converter is not used.
- Place these capacitors as close to PA as possible.



### **PCB Design Requirements**

#### **PCB Surface Finish**

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is  $3\mu$ inch to  $8\mu$ inch gold over  $180\mu$ inch nickel.

### **PCB Land Pattern Recommendation**

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

#### **PCB Metal Land Pattern**




Figure 1. PCB Metal Land Pattern (Top View)



#### **PCB Solder Mask Pattern**

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.




Figure 2. PCB Solder Mask Pattern (Top View)

#### Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.